OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 363

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 quartus project files unneback 4687d 17h /
362 added Makefiles to build project unneback 4687d 18h /
361 created branch unneback unneback 4687d 18h /
360 Added partial implementation of the debug register from ORPSoC olof 4688d 16h /
359 Verilator linting fixes olof 4690d 19h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4692d 09h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4692d 09h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4692d 11h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4692d 11h /
354 Whitespace cleanup olof 4692d 12h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4694d 13h /
352 Removed delayed assignments from rtl code olof 4698d 19h /
351 Turn defines into parameters in eth_cop olof 4707d 09h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4707d 10h /
349 Make all parameters configurable from top level olof 4708d 10h /
348 Added option to dump VCD files olof 4709d 09h /
347 Added information about running with Icarus Verilog olof 4709d 10h /
346 Updated project location olof 4709d 12h /
345 Temporarily disable failing tests olof 4709d 14h /
344 bit 9 in phy control register is self clearing olof 4715d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.