OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] [usbhostslave/] [trunk/] [doc/] - Rev 40

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 New directory structure. root 5570d 08h /usbhostslave/trunk/doc/
37 usbHostSlave - Release 2.0. Seperate host and slave top level modules, in addition the original combined host/slave. Improved cross clock domain synchronisation. Fixed wishbone ack bug. Improved fifo reset synchronisation. Added registers to support USB-PHY, ie USB voltage detect, pull-up enable, and full/low speed selection. Removed Altera SOPC component, removed SystemC testbench, and Aldec simulation. Added Icarus Verilog simulation. Added usbDevice sub-project sfielding 5767d 17h /trunk/doc/
33 *** empty log message *** sfielding 6446d 15h /trunk/doc/
23 removed index.htm sfielding 6448d 10h /trunk/doc/
22 Release 1.2 sfielding 6448d 14h /trunk/doc/
20 Fixed RX clock recovery bug, and RX time out bug sfielding 6679d 12h /trunk/doc/
18 Added dual clock, fixed slave bug, added reset register sfielding 6784d 03h /trunk/doc/
17 added version info sfielding 6923d 05h /trunk/doc/
16 Added bus access to SOF timer sfielding 6923d 05h /trunk/doc/
14 Added LS keep alive, fixed clock recovery bug sfielding 7032d 13h /trunk/doc/
12 try again sfielding 7063d 05h /trunk/doc/
11 Added readme sfielding 7064d 00h /trunk/doc/
9 Fixed bus turn-around problems, added version number sfielding 7080d 04h /trunk/doc/
5 Removed html documentation sfielding 7113d 03h /trunk/doc/
2 Created sfielding 7181d 14h /trunk/doc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.