OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [env/] - Rev 115

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
115 Modified for working on 32-bit environment ghutchis 4683d 07h /tv80/trunk/env/
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.		 ghutchis 5308d 23h /tv80/trunk/env/
89 RTL and environment fixes for nmi bug ghutchis 5329d 02h /tv80/trunk/env/
84 New directory structure. root 5569d 12h /tv80/trunk/env/
75 Modified environment I/O so multicycle wr_n signals are only seen as
a single write.		 ghutchis 6906d 04h /trunk/env/
69 Added UART instance in testbench, and added UART to compile list. ghutchis 7029d 23h /trunk/env/
66 Modified top level testbench to reflect changes in simple_gmii block ghutchis 7038d 00h /trunk/env/
56 Updated env for simple_gmii with async clk ghutchis 7112d 21h /trunk/env/
53 Added environment hooks for using and testing the GMII interface ghutchis 7114d 21h /trunk/env/
42 Added decode of OUT (##),A instruction
Removed dump-by-default and added DUMP_START define		 ghutchis 7152d 16h /trunk/env/
41 Added random-read value port ghutchis 7154d 20h /trunk/env/
37 Added new I/O registers for testing block I/O ghutchis 7156d 13h /trunk/env/
36 Removed default instruction decode ghutchis 7156d 13h /trunk/env/
31 1) Added environment support for Z80 op decode in log file.
2) Fixed env support for interrupt generation and clearing		 ghutchis 7173d 00h /trunk/env/
28 Added code to initialize RAM to all 00 at environment start-up time. ghutchis 7176d 00h /trunk/env/
2 Initial commit ghutchis 7328d 04h /trunk/env/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.