OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_2/] - Rev 106

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
75 Endian define added. Big Byte Endian is selected by default. mohor 8148d 03h /uart16550/tags/rel_2/
74 tf_overrun signal was disabled since it was not used gorban 8153d 04h /uart16550/tags/rel_2/
73 major bug in 32-bit mode that prevented register access fixed. gorban 8160d 03h /uart16550/tags/rel_2/
72 UART PHY added. Files are fully operational, working on HW. mohor 8173d 11h /uart16550/tags/rel_2/
71 Removed confusing comment gorban 8184d 23h /uart16550/tags/rel_2/
70 tf_pop was too wide. Now it is only 1 clk cycle width. mohor 8190d 08h /uart16550/tags/rel_2/
69 More than one character was stored in case of break. End of the break
was not detected correctly.
mohor 8198d 23h /uart16550/tags/rel_2/
68 lsr[7] was not showing overrun errors. mohor 8202d 06h /uart16550/tags/rel_2/
67 Missing declaration of rf_push_q fixed. mohor 8209d 06h /uart16550/tags/rel_2/
66 rx push changed to be only one cycle wide. mohor 8209d 06h /uart16550/tags/rel_2/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.