Overview :: News :: Downloads :: Tracker :: Discussions (cores) :: CVS

LPC ROM emulator on USB dongle FPGA core set: Tracker : President Monitor this item You will be notified via email when status of this item is changed or if somebody adds a comment. Your email   President Type BUG Status CLOSED I recently ported this code to Verilog and it looks like the original design has several bugs: a) the data is nibble swapped for IO writes b) the host->peripheral turn-around cycle did not tri-state on the 2nd cycle c) reset did not set/clr all the signals - this led to extra logic   Stats Nobody is monitoring this item Progress   Submited date 01-Feb-2008 Submited by johnp@p...   Assigned date 26-Feb-2008 Assigned to Jüri Toomessoo   Closed date 26-Feb-2008 Closed by Jüri Toomessoo Comments by Jüri Toomessoo on 26-Feb-2008 a) The data is swapped so that byte write from OS to LPC bus will result the MSB to be MSB on IP block out bus b) Yes it didn't change the bus behavior as on second TAR cycle the bus is pulled high anyway but the inconsistency is fixed (output enable does not go high on TAR cycle 2 now) c) made reset to init all signal in lpc_iow block this should not generate extra hw in FPGA bux fix'ed version tag is version_1_4   Add your comment Your email: Retype key: