LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker    

    UART 16550 core: Tracker : student

    Monitor this item

    You will be notified via email when status of this item is changed or if somebody adds a comment.

    Your email

      student

    Type BUG
    Status OPENED
    Top
    MCR register is not readable from address `UART_REG_MC.

    The following fix :

    `UART_REG_MS : wb_dat_o = msr;
    `UART_REG_SR : wb_dat_o = scratch;
    default: wb_dat_o = 8'b0; // ??
    endcase // case(wb_addr_i)

    changed to :

    `UART_REG_MS : wb_dat_o = msr;
    `UART_REG_SR : wb_dat_o = scratch;
    `UART_REG_MC : wb_dat_o = {4'b000, mcr };
    default: wb_dat_o = 8'b0; // ??
    endcase // case(wb_addr_i)

     
    Stats

    Nobody is monitoring this item

    Progress
     
    Submited date 14-Oct-2005
    Submited by paul_cooke_98@y...
     
    Assigned date
    Assigned to
     
    Closed date
    Closed by

    Top

    Comments

    by spam@y... on 14-Oct-2005
    and update the sensitivity list : always @(dl or dlab or ier or iir or scratch or lcr or lsr or msr or rf_data_out or wb_addr_i or wb_re_i ) changed to : always @(dl or dlab or ier or iir or scratch or lcr or lsr or msr or rf_data_out or wb_addr_i or wb_re_i or mcr)
     

    Add your comment

    Your email:

    Retype key:
    Top

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.