Overview :: News :: Architecture :: OpenRISC 1200 :: VMware image :: NEW GNU Toolchain Port :: Architectural Simulator :: U-Boot :: Linux :: uClinux :: RTEMS :: ATS :: ORP :: ORPmon :: ORPsoc :: Survey :: Forum :: Silicon :: Downloads :: Tracker

OpenRISC 1000: Tracker : Instruction cache related bug Monitor this item You will be notified via email when status of this item is changed or if somebody adds a comment. Your email   Instruction cache related bug Type BUG Status OPENED There are cases when a cache line refill may fill a cacheline in the instruction cache with erroneous data. See http://www.opencores.org/forums.cgi/openrisc/2005/10/002046 for more details.   Stats 3 people are monitoring this item Progress   Submited date 07-Oct-2005 Submited by ehliar@i...   Assigned date Assigned to   Closed date Closed by Comments by hefei-frank@s... on 21-Jul-2006 you can try this way to avoid cache related bug. // else if(wb_ack_i & biu_cyc_i & biu_stb_i & ~aborted_r) previous_complete<= #1 1'b1; //   Add your comment Your email: Retype key: