LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    10_100_1000 Mbps tri-mode ethernet MAC: Tracker : Spelling mistake vlog-rtl.list

    Monitor this item

    You will be notified via email when status of this item is changed or if somebody adds a comment.

    Your email

      Spelling mistake vlog-rtl.list

    Type BUG
    Status CLOSED
    Top
    In the file ./sim/rtl_sim/modsim_sim/bin/vlog-rtl.list
    ../../../../rtl/verilog/Reg_int.v should be spelled with lower case : reg_int.v

    (Important when executing under case sensitive systems as UNIX/linux.)

    (But then when trying to simulate, the modelsim pli files using .dll doen't really go well together with solaris;-)

     
    Stats

    Nobody is monitoring this item

    Progress
     
    Submited date 15-Sep-2008
    Submited by jan.oc.lindh@t...
     
    Assigned date
    Assigned to
     
    Closed date 18-Sep-2008
    Closed by Jon Gao

    Top

    Comments

    No comments yet..

    Add your comment

    Your email:

    Retype key:
    Top

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.