LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: VHDL :: verilog :: News :: Downloads :: Tracker    

    CAN Protocol Controller: Tracker : can_fifo.v: rd_info_pointer increment bug

    Monitor this item

    You will be notified via email when status of this item is changed or if somebody adds a comment.

    Your email

      can_fifo.v: rd_info_pointer increment bug

    Type BUG
    Status OPENED
    Top
    The current code, listed below,
    // rd_info_pointer
    always @ (posedge clk or posedge rst)
    begin
    if (rst)
    rd_info_pointer <= 6'h0;
    else if (release_buffer & (~info_full))
    rd_info_pointer <=#Tp rd_info_pointer + 1'b1;
    end

    should be:

    // rd_info_pointer
    always @ (posedge clk or posedge rst)
    begin
    if (rst)
    rd_info_pointer <= 6'h0;
    else if (release_buffer & (~info_empty))
    rd_info_pointer <=#Tp rd_info_pointer + 1'b1;
    end

    i.e. increment rd_info_pointer if release_buffer and info_fifo is not empty instead of the current logic that increments only if fifo is not full.

     
    Stats

    10 people are monitoring this item

    Progress
     
    Submited date 30-Apr-2008
    Submited by tshah105@g...
     
    Assigned date
    Assigned to
     
    Closed date
    Closed by

    Top

    Comments

    by wang xue-jun on 27-Oct-2008
    you are right,this is a bug! i use the CAN core is wrong at the begin of comminution, it become right after about 20 seconds. when modify according to your advise ,the CAN CORE is right completely! thank you very much!
     
    by wang xue-jun on 27-Oct-2008
    you are right,this is a bug! i use the CAN core is wrong at the begin of comminution, it become right after about 20 seconds. when modify according to your advise ,the CAN CORE is right completely! thank you very much!
     
    by Alex Grau on 16-Oct-2008
    I downloaded this core and try to program it on a Cyclone device. Quartus warned that altdpram does not support Cyclone families. And this core didn't work. I wanna know why this core didn't work? Because I should change another Chip of altera? Or could I do some fix job, to work it out ? I'm not speaking English. So maybe my expression looks strange. Waiting for answers, and thank you very much.
     
    by nios man on 12-Oct-2008
    Ed, do you use this core in a "real world". I'm looking for a CAN IP. Does this core is stable ? Please help. Regards.
     
    by Ed Henciak on 18-Jul-2008
    This solution solved a problem we were seeing....it really should be added to the design if at all possible!!!
     

    Add your comment

    Your email:

    Retype key:
    Top

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.