LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: VHDL :: verilog :: News :: Downloads :: Tracker    

    CAN Protocol Controller: Tracker : Research Postgrad.

    Monitor this item

    You will be notified via email when status of this item is changed or if somebody adds a comment.

    Your email

      Research Postgrad.

    Type REQUEST
    Status CLOSED
    Top
    This verilog code is difficult to follow.
    It would be very useful if some documentation was given on how to interface to it.
    The SJA1000 documentation is good to describe the operation of the IP, but I think some code specific documentation is needed in order for this to be useable.

    Regards,
    David.

     
    Stats

    2 people are monitoring this item

    Progress
     
    Submited date 05-Apr-2004
    Submited by david.m.kenny@n...
     
    Assigned date
    Assigned to
     
    Closed date 05-Apr-2004
    Closed by Igor Mohor

    Top

    Comments

    by igorm@o... on 22-Nov-2004
    Verilog version was converted to the VHDL and is at the moment not up-to-date. This was done by Shehryar Shaheen. So if you want to have a working version, take the one written in verilog. Regarding the block diagram: Go through the code and you'll see in 5 minutes that it has the following modules: TOP (connecting all modules + synchronization of the host interface), BSP (bit stream processor is running most of the protocol), BTL(bit time logic is in charge for synchronization issues), REGISTERS, FIFO, ACF (acceptance filter). And that's it. If you want to write a document about it, be my guest. Regards, Igor
     
    by moh_khaled@y... on 20-Nov-2004
    Hello! It is difficult to follow the VHDL code so is it possible to supply a block detaild block diagram and description for the code. Thanks very much in advance
     
    by Igor Mohor on 05-Apr-2004
    1. For interfacing to the 8051 CPU read the 8051 documentation. 2. For interfacing to the WISHBONE bus read the WISHBONE documentation. 3. For understanding the CAN protocol read the CAN standard (from Bosch). 4. If you believe that additional documentation is needed, feel free to write it. Put inside whatever you believe is good to have or understand. Be usefull to the opencores community. Regards, Igor M. (The CAN core author)
     

    Add your comment

    Your email:

    Retype key:
    Top

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.