LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    a VHDL 16550 UART core: Tracker : Timeout interrupt

    Monitor this item

    You will be notified via email when status of this item is changed or if somebody adds a comment.

    Your email

      Timeout interrupt

    Type BUG
    Status CLOSED
    Top
    Timeout interrupts are now disabled with the receive interrupts enabled/disabled together.

     
    Stats

    2 people are monitoring this item

    Progress
     
    Submited date 02-Aug-2007
    Submited by astenu@w...
     
    Assigned date 04-Aug-2007
    Assigned to Howard A. LeFevre
     
    Closed date 04-Aug-2007
    Closed by Howard A. LeFevre

    Top

    Comments

    by djj08230@g... on 02-Aug-2007
    I have run into this 'bug' myself just today while playing with the core. I think I got it fixed with the following change : on file gh_uart_16550.vhd CHANGE : -- **Modificat del original***** DJJ 2-8-2007 -- IRQ <= '1' when ((ITR3 or ITR2 or TOI or ITR1 or ITR0) = '1') else -- '0'; with IRQ <= '1' when ((TOI = '1' and IER(0) = '1') or (ITR3 or ITR2 or ITR1 or ITR0) = '1') else '0'; disclaimer : my knowledge of the core is rather limited !!!
     

    Add your comment

    Your email:

    Retype key:
    Top

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.