LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Architecture :: OpenRISC 1200 :: VMware image :: NEW GNU Toolchain Port :: Architectural Simulator :: U-Boot :: Linux :: uClinux :: RTEMS :: ATS :: ORP :: ORPmon :: ORPsoc :: Survey :: Forum :: Silicon :: Downloads :: Tracker    

    OpenRISC 1000: Overview

    Details

    Name: or1k
    Created: 25-Sep-2001 10:15:03
    Updated: 20-Aug-2008 16:16:34
    CVS: browse, lint reports

    Other project properties

    Category :: Microprocessor
    Language :: Verilog
    License :: LGPL
    Phaze :: ASIC proven
    Standard :: Wishbone compliant core
    Development status :: Production/Stable

    Project maintainers

  • Greger Wrang
  • Marcus Erlandsson
  • Jeremy Bennett
  • Rich D'Addio
  • Michael Unneback
  • Damjan Lampret
  • Statistics

  • view
  • Opened bugs

  • project has opened bugs
  •    


    Introduction

    The aim of the OpenRISC project is to create a free, open source computing platform available under the GNU (L)GPL license. Platform must be versatile to fit various target applications. Platform is based on three main ingredients:

    • free, open source 32/64-bit RISC/DSP architecture
    • set of free, open source implementations of the architecture
    • complete set of free, open source software development tools, operating systems and software applications/libraries
    However the OpenRISC project does not impose any restrictions on third parties to create their own proprietary implementations of the OpenRISC 1000 architecture or port their own software development tools, operating systems and applications to the OpenRISC.

    The OpenRISC 1000 architecture is the latest in the development of modern open architectures and the base for a family of 32- and 64-bit RISC/DSP processors. Open architecture allows a spectrum of chip and system implementations at a variety of price/performance points for a range of applications. Designed with emphasis on performance, simplicity, low power consumption, scalability, and versatility, it targets medium and high performance networking, portable, embedded, and automotive applications.

    Projects

    If you would like to start an OpenRISC project, please contact Damjan Lampret.

    Wish List (TODO List)

    This is what we would like to develop/see developed but presently nobody is working on these projects. If you want to help, send an email to the mailing list.

    • Linux 2.6 port improvments
    • RedHat eCos Port
    • Ports of Commercial Operating Systems (including RTOSes)
    • Ports of Commercial Software Development Tools
    • Port/Optimization of various DSP libraries (G.7xx codecs etc.)
    • Demo Applications using OpenRISC Technology
    If you have a suggestion for new Wish List entry, feel free to send it to the mailing list so that is added to the list and somebody may start working on it.
    See also TODO lists of individual OpenRISC projects. Those lists are specific to each project.

    Page Maintainer

    This web page is maintained by Damjan Lampret, Marcus Erlandsson, Michael Unnebäck, Rich D'Addio. Pages specific to individual OpenRISC projects are maintained by their developers.


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.