LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    Image warping/Texture mapping core: Overview

    Details

    Name: warp
    Created: 26-Jun-2008 20:18:42
    Updated: 02-Aug-2008 16:39:24
    CVS: browse

    Other project properties

    Category :: Video controller
    Language :: Verilog
    License :: GPL
    Phaze :: Design done
    Standard :: Wishbone compliant core
    Development status :: Beta

    Project maintainers

  • Sebastien Bourdeauducq
  • Statistics

  • view
  • Description

    This core maps a texture to an object defined by a grid of control points. It can be used to apply textures to 3D objects or to warp images.
    The core also supports fading the colors to black by a controllable amount.
    The texture, the control points coordinates and the destination image are accessed over a WISHBONE master.
    A WISHBONE slave also implements a bank of control registers.

    This core was designed for Milkymist, a highly integrated opensource VJing platform. See the project page at http://lekernel.net/milkymist/
    A complete description of the core is available in the Milkymist documentation.

    Features

    • Up to 128x128 control points (mesh)
    • Highly configurable via registers (mesh size, mesh address, image resolution, ...)
    • Designed in plain Verilog, compatible with the free Icarus simulator
    • Entirely synthesizeable
    • Good performance (about 20MPixels/s written to the destination image on XC4VLX25 with single-cycle WISHBONE master accesses)
    • Reasonable resource usage

    Status

    • Works in simulation (graphics demo with PLI included)
    • Works on FPGA but not thoroughly tested
    • Synthesis: 18% of the XC4VLX25 slices


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.