Overview :: News :: Downloads :: Tracker

UART 16550 core: Overview Details Name: uart16550 Created: 25-Sep-2001 10:15:03 Updated: 06-Nov-2008 09:33:15 CVS: browse, lint reports Other project properties Category :: Communication controller Standard :: Wishbone compliant core Development status :: Production/Stable Project maintainers Jacob Gorban Igor Mohor Tadej Markovic Statistics view Opened bugs project has opened bugs Description uart16550 is a 16550 compatible (mostly) UART core. The bus interface is WISHBONE SoC bus Rev. B. Features all the standard options of the 16550 UART: FIFO based operation, interrupt requests and other. The datasheet can be downloaded from the CVS tree along with the source code. Status Aug 2001 Core updated and some more bugs fixed. It is now being verified more thoroughly but it is mostly usable. 27.05.2001 Documentation and core code are updated. 17.05.2001 The core is finished unless more bugs are found. The test bench is very basic yet and is asking for your help to expand it. :-) 26.01.2002 The core is functional in polling mode, checked on FPGA. Should be functional in interrupts mode too but not verified fully in hardware. Monitor debugging feature is added All known bugs fixed. 28.01.2002 The core is functional in all modes (interrupt and polling mode), checked on two different boards. Full operational in uCLinux using included 16550 driver.