LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Documentation :: Tracker :: Discussions (cores)    

    TV80: Overview

    Details

    Name: tv80
    Created: 14-May-2004 10:43:20
    Updated: 24-Mar-2006 03:36:00
    CVS: browse, lint reports

    Other project properties

    Category :: Microprocessor
    Language :: Verilog
    Phaze :: ASIC proven
    Phaze :: FPGA proven
    Development status :: Mature
    Development status :: Production/Stable

    Project maintainers

  • Guy Hutchison
  • Statistics

  • view
  • Description

    The TV80 is an 8-bit Z80-compatible microprocessor core, written in Verilog. It is based on Daniel Wallner's VHDL T80 core. Documentation for the core is available on the web at http://ghutchis.googlepages.com/tv80homepage .

    Features

    • executes 8080/Z80 instruction set
    • cycle timing is similar to original Z80
    • small die area
    • sample peripheral with GMII interface

    Status

    • taped out in TSMC 130nm (250 Mhz, ~20k gates)
    • Microprocessor-controlled verification environment


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.