Tiny64 :: News :: Downloads :: Tracker :: Discussions (cores)

Tiny64: Tiny64 Details Name: tiny64 Created: 20-Mar-2004 07:48:44 Updated: 07-May-2007 15:56:14 CVS: browse Other project properties Category :: Microprocessor Language :: VHDL Development status :: Production/Stable Project maintainers Ulrich Riedel Statistics view Description Tiny64 A 64-Bit RISC CPU with minial resource usage. Every opcode is executed in 2 clock cycles. The word size is configurable via XLEN from 32 up to the FPGA limit. The assembler supports also differnet word sizes. Due simplicity TinyX supports no interrupts, cache, MMU, FPU. Interrupts may supported in the future. The assembler syntax is unusual. because jump instructions are coded as MOV to the R7 register. At March 2004 is was tested 32-Bit and 64-Bit in the Xilinx XC2S200 SpartanII. Features Tiny64 2 clock cycles on all op-codes R7, the PC is equal handled like a normal register Status Tiny64 March, 24th 2004 beta