LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    TG68 - execute 68000 Code: Overview

    Details

    Name: tg68
    Created: 26-Nov-2007 11:17:51
    Updated: 23-Jan-2008 10:09:46
    CVS: browse

    Other project properties

    Category :: Microprocessor
    Language :: VHDL
    License :: LGPL
    Phaze :: FPGA proven
    Development status :: Production/Stable

    Project maintainers

  • Tobias Gubener
  • Statistics

  • view
  • Description

    This is a stable Version of a 68000 compatible CPU.
    It is an adapted Version to use with the Minimig Core.

    "compatible" means that most of byte and word Instructions are cycle exact but many other Instructions are faster.
    "adapted" means that the synchronous Mode, some bus control signals and the FC Out are missing. They are not needed for the minimig.

    Features

    circa 4000 LC's on a ALTERA Cyclone II,
    circa 2700 Slices an a XILINX Spartan 3,

    Status

    tested with the Minimig Core on the DE1 and DE2 Board from Terasic
    Source Code and Bitstreamfiles here:
    http://gamesource.groups.yahoo.com/group/minimigtg68/


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.