Quantcast
        LOGIN   :::   RECOVER PASS   :::   FOR DEVELOPERS    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    download :: News :: Downloads :: Tracker    

    TIME SLOT INTERCHANGE DIGITAL SWITCH: download

    Details

    Name: tdm_switch
    Created: 03-May-2003 23:49:33
    Updated: 02-Sep-2004 08:23:39
    CVS: no files in cvs

    Other project properties

    Category :: Communication controller
    Language :: Verilog
    Development status :: Production/Stable

    Project maintainers

  • Arman Aslanyan
  • Statistics

  • view
  • Description

    The TDM_Switch core is a non-blocking digital switch that has a capacity of 256 x 256 channels at 2.048 Mb/s. Some of the main features are: Processor Mode and input offset delay.

    Status

    This IP core is synthesized for Xilinx SPARTAN-II series FPGA’s, fit at xc2s50-6tq144 device and the post place & route simulation model simulate with Cadence NC-Sim simulator.

    Features

    • 256 x 256 channel non-blocking switching at 2.048 Mb/s
    • Accept 8 serial data streams of 2.048 Mb/s
    • Per-stream frame delay offset programming
    • Connection memory block programming
    • Microprocessor Interface


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.