LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    SRT Division Unit: Overview

    Details

    Name: srtdivision
    Created: 13-Aug-2007 23:34:27
    Updated: 28-Aug-2007 03:13:54
    CVS: no files in cvs

    Other project properties

    Category :: Library
    Language :: Verilog
    Development status :: Planning

    Project maintainers

  • Raffi Dionysian

    • Statistics

  • view

    • Carry Save Adder

    SRT division workhorse is a quick summation known as carry-save-adder. Basically it adds so quick that the carry from the previous bit is left untouched.

    Features

    • feature1
      • feature1.1
    -feature1.2-feature2

    Status

    • status1
    • status2


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.