LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    Confluence OpenRisc 1000: Overview

    Details

    Name: or1k-cf
    Created: 23-Apr-2004 16:39:14
    Updated: 17-Jun-2004 02:42:33
    CVS: browse

    Other project properties

    Category :: Microprocessor
    Language :: Other
    Development status :: Alpha

    Project maintainers

  • Ken Rose
  • Statistics

  • view
  • Description

    This is a new implementation of the OpenRisc 1000 architecture in the Confluence language.

    Features

    • OpenRisc 1000 32-bit CPU
      • ORBIS32-I instructions implemented
      • Exception handling partially implemented
      • C test harness runs S-record programs
    • Cache
      • Not implemented
    • MMU
      • not implemented
    • Other stuff
      • not implemented

    Status

    CPU passes simple tests. Verification is not complete.

    News

    16 June 04 Upgraded to Confluence 0.9.0


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.