LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    WB/OPB & OPB/WB Interface Wrapper: Overview

    Details

    Name: opb_wb_wrapper
    Created: 12-Sep-2004 08:51:52
    Updated: 12-Sep-2004 15:04:06
    CVS: no files in cvs

    Other project properties

    Category :: SoC
    Language :: Other
    Phaze :: FPGA proven
    Standard :: Wishbone compliant core
    Development status :: Production/Stable

    Project maintainers

  • Rudolf Usselmann
  • Statistics

  • view
  • OPB ->WISHBONE and WISHBONE->OPB bus interface wrappers

    OPB Bus to WISHBONE bus and WISHBONE bus to OPB bus interface wrappers.

    The Interface wrappers are provided as a plug-in for Xilinx EDK. To install, untarr the dowloadable archive in $EDK_ROOT/hw/XilinxProcessorIPLib/pcores/.
    You have to restart XPS to see the new wrappers.

    Status

    This project is Done



    This IP Core is provided by:


    www.ASICS.ws - Solutions for your ASIC/FPGA needs -



     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.