|
OPB PSRAM Controller: Overview
Description
The OPB PSRAM-Controller connect a Pseudo-Staic-RAM, also named CellularRAM™ to the OPB-Bus.
Features
Design
- max. 80 Mhz Memory Clock for a Spartan-3 1500 FPGA
- synchronous design, no DCM/DLL needed
Performance with micron MT45W8MW16BGX-701
- 32-Bit Write: 3 Clock cycles
- 32-Bit Read: 8 Clock cycles
Status
- Design Phase done
- Simulation Tests done
- Real-World Tests done
|
 |
Browse
