LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    M1 Core: Overview

    Details

    Name: m1_core
    Created: 03-Jan-2007 15:56:16
    Updated: 22-Aug-2008 16:42:21
    CVS: browse

    Other project properties

    Category :: Microprocessor
    Language :: Verilog
    License :: GPL
    Phaze :: Specification done
    Development status :: Beta

    Project maintainers

  • Fabrizio Fazzino
  • Statistics

  • view
  • M1 Core briefly...

    The M1 Core is a 32-bit RISC CPU compatible with mainstream GCC. Its Verilog code is so simple that it can be used for didactical purposes.


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.