LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker    

    LocationPU: Overview

    Details

    Name: lpu
    Created: 30-Jan-2002 22:19:17
    Updated: 06-Feb-2002 19:27:31
    CVS: no files in cvs

    Other project properties

    Category :: Microprocessor
    Development status :: Planning

    Project maintainers

  • Brian_Korsedal
  • Statistics

  • view
  • Description

    This is a design that mixes processor and memory on a single chip. There are a bunch of operations surrounded by buffers. A central unit tells the data where to go. The operations work on data in certain buffers. Operations are performed by moving the data into the proper buffer. It described in much more detail in the specificaiton attatched at the bottom. I'm working on a C++ model right now.

    Design Flow

    • Create preliminary spec.
    • Create C+ model
    • Create code to convert x86 commands to native commands
    • Simulate operation of chip
    • Optimize C+ model
    • Convert Model to SystemC
    • Extend SystemC to handle asyncronus logic
    • ...

    Status

    • Created Preliminary Spec.
    • Working on C+ model


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.