LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    gh vhdl library: Overview

    Details

    Name: gh_vhdl_library
    Created: 04-Sep-2005 13:21:49
    Updated: 04-Oct-2008 22:21:36
    CVS: no files in cvs

    Other project properties

    Category :: Library
    Language :: VHDL
    Phaze :: Design done
    Development status :: Production/Stable

    Project maintainers

  • George Huber
  • Howard A. LeFevre
  • Statistics

  • view
  • Description

    Perhaps more of a collection of part than a true library, this is a set of VHDL parts that may be used as a set of building blocks for larger designs.

    To down load library, click on "Downloads" on the tool bar, top of this page.

    Features

    counters, shift registers, pulse stretchers (high, low, and programmable) and other MSI parts
    six fixed length LFSR's (24, 36, 48, 64 bits and two that are set with Generics)
    two Programmable length LFSR's
    clocked delay lines (fixed and programmable)
    control registers (individual bits may be set, cleared, or inverted)
    GPIO
    Pulse Generator
    Burst Generator
    Parity generator
    Sweep Generator
    CIC filter
    NCO
    CORDIC
    baud rate generator
    FIR Filters (Serial and parallel - most with generics, some that do not use multipliers)
    three MAC's (Multiply Accumlator - one with generics)
    TVFD filter
    FIFO's (sync and async)
    Dual port RAM (1 write port, 2 read ports)
    Four byte dual port RAM (2nd port of 32, 16, or 8 bits)
    FASM RAM (Synchronous write port, Asynchronous read port(s))

    Random Number Generator
    Random number scaler (2)

    Six “In place” Multipliers
    (two with two signed inputs, two with two unsigned inputs,
    and two with both- a signed input and an unsigned input
    two of those have all bits on output)

    Complex adder, multipliers
    digital attenuator

    VMEbus Slave interface Modules (A32D32,A24D16,A16D16)

    Status

    Waiting for suggestions


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.