LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores) :: Discussions (ethmac)    

    10G Ethernet MAC: Overview

    Details

    Name: ethmac10g
    Created: 24-Mar-2005 09:47:44
    Updated: 27-Nov-2008 10:26:14
    CVS: browse

    Other project properties

    Category :: Communication controller
    Language :: Verilog
    Development status :: Alpha

    Project maintainers

  • Zheng Cao
  • Li Lei
  • Mike Pratt
  • Statistics

  • view
  • Description

    The 10G ethernet mac core. It is compliant with ieee 802.3ae. Our plan is:

    1. reading specification
    2. observation of different companies 10g ethernet mac core specifcation /data sheets
    3. identify the difference between 10/100/1000/1g ethernet mac cores.
    4. make the specification
    5. make the architecure document
    6. make the design document
    7. RTL coding and verication
    8. validating it on fpga

    Main datapath logic is being tested on fpga now. Latest codes will be check in soon.

    Features

    • It is compliant with ieee 802.3ae
    • 10GBASE-R

    Status

    • Planning
    • Reading specification
    • System design
    • Coding
    • Receive Engine passed simulation
    • Transmit Engine passed simulation
    • Main Datapath is being tested on fpga


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.