LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    DWT coprocessor on still image: Overview

    Details

    Name: dwt2d
    Created: 23-Dec-2004 14:18:46
    Updated: 24-Jan-2005 02:24:25
    CVS: no files in cvs

    Other project properties

    Category :: Other
    Language :: VHDL
    Development status :: Beta

    Project maintainers

  • Vo Ky Chau
  • Statistics

  • view
  • Description

    This core implements Forward and Inverse Discrete Wavelet Transform (FDWT and IDWT) on still image. Wavelet LeGall 5/3 is selected in design. The project is simulated on ModelSim 5.7g and going to implement on Spartan-3 Starter Kit.

    Features

    LeGall 5/3
    Max image size: 512x512 grey scale
    Max levels: 7
    Tools: ISE Foundation 6.3i; ModelSim 5.7g

    Status

    11/10/2004: started
    20/12/2004: Core is correctly simulated on Lena image (512x512).


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.