LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    News :: Overview :: Downloads :: Tracker :: Discussions (cores)    

    cpu65c02_tc - 65C02 Processor Soft Core with accurate timing: Overview

    Details

    Name: cpu65c02_true_cycle
    Created: 12-Apr-2008 07:26:57
    Updated: 13-Aug-2008 17:22:01
    CVS: browse

    Other project properties

    Category :: Microprocessor
    Language :: VHDL
    License :: GPL
    Development status :: Beta

    Project maintainers

  • Jens Gutschmidt
  • Statistics

  • view
  • Opened bugs

  • project has opened bugs
  •    


    Description

    The 65C02 by Rockwell is the upgraded version of the legendary Rockwell's R6502. cpu65c02_tc offers you an accurate timing for all new and upgraded op codes of the 65C02. This soft core was generated in VHDL and designed with Mentor's HDL Designer.
    It comes also with graphical views formatted in HTML to show and explain very clearly the hierarchy of the hole design (see cpu6502_tc for an example in HTML).

    Please feel free to tell me any ideas, errors or some thing else like special functions, testbenches or documentation. Use the "Tracker" link to do this.

    Features

    • feature1
      • feature1.1
    -feature1.2-feature2

    Status

    • Based on the cpu6502_tc core
    • First version will support Rockwell's 65C02 (other variants are planed for future)
    • All new op codes are added now and basicly tested
    • Signal names must be converted to standard like "*_i", "*_o", "*_io" and "*_o_i"
    • Core is running but not testet for accurate functioning and timing
    CORE: "on working" NOW available on CVS...
    LICENSE: Puplished under GPL V3
    DOCUMENTATION: "on working"
    TESTBENCHES: "on working"
    TESTSOFTWARE: "on working"

    QUALITY:
    All op codes: most of the new codes are simulated for their function

    History
    Aug-05-2008
    CVS loaded with BETA source files (VHDL)


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.