LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: Downloads :: Tracker :: Discussions (cores)    

    Arm core: Overview

    Details

    Name: core_arm
    Created: 08-Apr-2004 20:43:43
    Updated: 26-Apr-2004 12:19:43
    CVS: browse

    Other project properties

    Category :: Microprocessor
    Category :: SoC
    Language :: VHDL
    Development status :: Beta

    Project maintainers

  • dk0vault!
  • $tkokum|ty
  • Mender Sisto
  • Statistics

  • view
  • Description

    A open source ARM vhdl model.
    The annotated vhdl source can be browsed here:
    http://cfw.sourceforge.net/build_html/vhdl/index.htm

    Features

    Note: This version (0.8) is still beta. Until we switch to release the arm iu will not be fully functional. Until then you are welcome to join development. Testers, coders, moderators, freaks, jobless and nerds are welcome (professionals are tolerated).

    • ARM instruction set
    • Processor framework

    Status

    • Version 0.8 Beta


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.