LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Baud Generator Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    baud generator: Baud Generator Overview

    Details

    Name: baudgen
    Created: 05-Dec-2007 08:01:07
    Updated: 20-Dec-2007 20:54:23
    CVS: browse

    Other project properties

    Category :: Communication controller
    Language :: VHDL
    License :: GPL
    Phaze :: FPGA proven
    Development status :: Production/Stable

    Project maintainers

  • Andrew Mulcock
  • Statistics

  • view
  • Description

    Ever needed a pulse at a given frequency ( period ).

    Well that is what BaudGen gives you.

    By the use of parameters, you specify the frequency of the clock you wish to divide, the period ( baud rate ) you wish out, and optionally, how fast you want an over sample output.

    BaudGen works out the required count values, and outputs one clock wide pulses at the required rate.


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.