LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores) :: CVS    

    68hc08: Overview

    Details

    Name: 68hc08
    Created: 01-Feb-2007 22:54:24
    Updated: 07-May-2007 16:07:28
    CVS: browse

    Other project properties

    Category :: Microprocessor
    Language :: VHDL
    Phaze :: FPGA proven
    Development status :: Production/Stable

    Project maintainers

  • Ulrich Riedel
  • Statistics

  • view
  • MC68HC08 clone

    A MC68HC08 clone in VHDL as single file. Twice performance as the original. Multiplication is done in one clock cycle. Division in two clock cycles.

    Features

    • feature1
      • feature1.1
    -feature1.2-feature2

    2007.02.08 first version

    tested with C compiler works OK with interrupts


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.