Wishbone to AHB Bridge :: Overview
Overview

Details

Name: wisbone_2_ahb
Created: Aug 6, 2007
Updated: Sep 7, 2007
SVN Updated: No data
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: SoC
Language: Verilog
Development status: Stable
Additional info: FPGA proven
WishBone Compliant: Yes
License:

WISHBONE Protocol to AHB Protocol Bridge.

Features

- AHB 2.0 compliant
- Wishbone B.3 compliant
- WISHBONE Burst NOT SUPPORTED
- Fully synthesisable
- Synchronous
- Verilog RTL
- Includes a Verilog Testbench with 9 Testcases

Status

- RTL : Complete
- Testbench : Complete
- Document : Complete

© copyright 1999-2010 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.