LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    DLX ISA CPU with SYNCHRONOUS and ASYNCHRONOUS Implementations :: News :: Downloads :: Tracker :: Project Webpage    

    ASPIDA sync/async DLX Core: News

    Date News
    22-Sep-2005 ASPIDA Download section major update Have a look at our new, comprehensive FAQ and the restructured, documented tarball at the project download section. All the latest FPGA and ASIC versions are now available, along with the complete set of source code, scripts and instructions to help you get started with the DLX synchronous and desynchronized versions!
    27-Sep-2004 FPGA Implementations Available (http://www.ics.forth.gr/carv/async/demo)
    18-Dec-2002 Project webpage up (http://www.ics.forth.gr/carv/aspida/)
    13-Dec-2002 Project started
    Total: 4

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.