|
Personal page of Umair Siddiqui
| Username | umairsiddiqui |
| Fullname | Umair Siddiqui |
| Email | umairsiddiqui84@g... |
| City | Karachi |
| Country | Pakistan |
| Account created | 13-Aug-2005 20:01:23 |
| Last logged in | 20-Jul-2007 00:23:54 |
|
|
Skils
http://www.linkedin.com/in/umairsiddiqui
Projects
HPC-16
Simple 16-bit microprocessor, 15-general purpose registers. custom instruction set, load-store RISC but current implementation non piplined, control unit hardwired, 64K address space, total 16-interrupts (10 maskable), memory mapped i/o. design wishbone (wb b.3) compatible: bus cycles (currently single read/write), soon will add RMW.
RTL completed, documentation (almost in sync), testing and fpga provening in progress. ToDo:
- Isolate bus-controlling logic from Monolithic control-unit fsm
- two seperate versions supporting: WB, AMBA(AHB)
- 2-pass assembler design (still pending).
|
 |
Browse
