LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Personal page of TooMuch Semiconductor Solutions

    Usernametoomuch
    FullnameTooMuch Semiconductor Solutions
    Emailinfo@t...
    CityBangalore
    CountryIN
    Account created   24-May-2007 06:00:07
    Last logged in18-Nov-2008 14:53:19

    Projects

  • I2C master/slave Core
    The design is capable of working as both I2C compatible master and slave.

  • AHB ARBITER
    This design grants the bus to a master having highest priority.

  • Wishbone to AHB Bridge
    Converts the Wishbone protocol to AHB protocol

  • WISHBONE to AHB Protocol Bridge
    WISHBONE Protocol to AHB Protocol Bridge.

  • AHB to Wishbone Bridge
    Converts AHB protocol to Wishbone protocol for interfacing two SoC's (AHB Master and Wishbone Slave).

  • Wishbone to AHB Bridge
    Converts the Wishbone protocol to AHB protocol

    		•
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.