LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Personal page of Tadej Markovic

    Usernametadejm
    FullnameTadej Markovic
    Emailtadej.markovic@g...
    CityLjubljana
    CountrySI
    Account created   25-Sep-2001 12:01:23
    Last logged in06-Aug-2008 09:53:39

    Projects

  • UART 16550 core
    uart16550 is a 16550 (mostly) compatible UART core.
  • PCI bridge
    PCI bridge is a member of a family of open source cores. It is a bus bridge device, which enables access to PCI bus to other WISHBONE SoC bus compatible cores.
  • Ethernet MAC 10/100 Mbps
    The Ethernet MAC (Media Access Control), sublevel within the Data Link Layer of the OSI reference model. This core is designed for implementation of CSMA/CD LAN in accordance with the IEEE 802.3 standards. The MAC is the portion of ethernet core that handles the CSMA/CD protocol for transmission and reception of frames. It peforms Frame Data Encapsulation and Decapsulation, Frame Transmission, and Frame Reception.
  •  
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.