LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Personal page of Christos Sotiriou

    Usernamesotiriou
    FullnameChristos Sotiriou
    Emailsotiriou@i...
    CityHeraklion, Crete
    CountryGR
    Account created   unknown
    Last logged in23-Sep-2005 08:54:59

    Skils
    Asynchronous Design, VLSI, EDA Tools.

    Projects

  • ASPIDA sync/async DLX Core
    The ASPIDA (ASynchronous Processor Ip of the Dlx Architecture) project aims to demonstrate the industrial viability and IP Reuse potential of asynchronous parts by delivering a free, open-source, industrial-quality, asynchronous IP Processor Core, designed, tested and implemented using industrial EDA tools, which will support Open IP Reuse specifications, so it can be easily embedded into any Open IP System-On-a-Chip. The architecture will execute the DLX instruction set, a well-known and well-supported generic RISC architecture designed for educational and research purposes. Inspired from the success of open-source software, this project aims to efficiently tackle the drawbacks of IP Reuse by promoting free, open-source hardware.
  • Articles

  • Demonstration of Asynchronous Design on FPGA
  •  
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.