OpenRISC 1000 OpenRISC 1000 is an architecture of a family of open source, synthesizable RISC microprocessor cores. It is a 32-bit load and store RISC architecture designed with emphasis on speed, compact instruction set and scalability. OpenRISC 1000 targets wide range of embedded environments.
Copyright (c) 1999
OPENCORES.ORG. All rights reserved.
Browse
