Cache Model (Cycle Accurate) C++ This is a C++ implementation of a cache model. The controller does not mimic the exact states of an actual cache controller. Instead it just models the external interface and the internal model is optimized for simulation speed. This current model has two ports one to interface with the higher level / CPU side and one to interface with the memory side. Multiple instances can be created to simulate a bank architecture or a hierarchical model. It could easily be extended to support multiple ports as well as the entire design is modular.
Copyright (c) 1999
OPENCORES.ORG. All rights reserved.
Browse
