LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Personal page of Antti Lukats

    Usernameopenchip
    FullnameAntti Lukats
    Emailantti@o...
    CityClausthal-Zellerfeld
    StateLower Saxony
    CountryGermany
    Account created   04-Oct-2004 09:05:43
    Last logged in25-Jan-2005 14:03:11

    Projects

  • 36Bit FPGA Optimized RISC
    FPGA Optimized RISC, code word is 36 Bits wide utilizing FGPA BRAM resources efficently. ALU is 32 Bits.

  • FPGA MMC-Card Config.
    IP Core to configure RAM based FPGA from MMC Card.

  • Universal Programming Cable
    Universal Programming Cable, based on PLD technology can be used to emulate other simple LPT based programming cables. The benefit is that you only need one Cable and can use it Xilinx Cable III or Byteblaster II, or Altera ISP cable or some other cable. And you can use the original software from different vendors that is bound to the use of some specific cable.

    		•
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.