Discrete Cosine Transform core Parallel implementation of 2D DCT in VHDL. Currently works on 8 bit input data using 12 bit DCT coefficients. Multiplier-less design, distributed arithmetic used instead.
Copyright (c) 1999
OPENCORES.ORG. All rights reserved.
Browse
