miniMIPS The miniMIPS is a 5 stage pipeline based on the MIPS I instruction set which is a 32 bits RISC architecture. Nearly all the instructions are supported with some custom feaures added.
The core has been prototyped on an FPGA during an internship.
This project was developped during an student project from the ENSERG university in Grenoble, France.
Copyright (c) 1999
OPENCORES.ORG. All rights reserved.
Browse
