LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Personal page of Jeremy Bennett

    Usernamejeremybennett
    FullnameJeremy Bennett
    Emailjeremy.bennett@e...
    CityBournemouth
    CountryGB
    Account created   29-May-2008 15:40:12
    Last logged in31-Aug-2008 17:56:28

    Skils
    General software engineer by training. Speciality is modeling and tools for embedded software development.

    Projects

  • OpenRISC 1000
    OpenRISC 1000 is an architecture of a family of open source, synthesizable RISC microprocessor cores. It is a 32-bit load and store RISC architecture designed with emphasis on speed, compact instruction set and scalability. OpenRISC 1000 targets wide range of embedded environments.
  •  
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.