LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Personal page of Howard M. Harte

    Usernamehharte
    FullnameHoward M. Harte
    Emailopencores@d...
    CityDublin
    StateCalifornia
    CountryUS
    Account created   01-Oct-2007 01:11:53
    Last logged in01-Oct-2008 19:35:00

    Projects

  • Standard SDIO Host Controller with Wishbone Interface
    Standard SDIO Host Controller with Wishbone interface.

  • Wishbone FLASH Interface for Parallel FLASH
    Wishbone FLASH Interface for Parallel FLASH (Intel StrataFlash.) Tested on the Xilinx Spartan3E Starter Kit.

  • 8051 Slave to Wishbone Master Interface
    Interface an 8051-compatible microcontroller controller to the Wishbone bus.

  • Wishbone LPC Host and Peripheral Bridge
    Wishbone to Low-Pin-Count (LPC) bridge. Supports I/O Read/Write cycles, Memory Read/Write cycles, and Firmware Memory Read/Write cycles. Wishbone Slave to LPC Host, and LPC Peripheral to Wishbone Master modules are provided. Serial IRQ support is also included.

    •  
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.