LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Personal page of Jerzy Gbur

    Usernamefuria
    FullnameJerzy Gbur
    Emailjerzy.gbur@o...
    CityWroclaw
    StateDS
    CountryPL
    Account created   09-May-2006 22:05:41
    Last logged in11-Nov-2008 22:51:11

    Skils
    FPGA/VHDL Design

    Projects

  • AES core modules
    AES modules in VHDL. This is base implementation of algorithm described in http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf

    		•
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.