LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Personal page of Fabrizio Fazzino

    Usernamefafa1971
    FullnameFabrizio Fazzino
    Emailfabrizio.fazzino@s...
    CitySiracusa
    StateSR
    CountryIT
    Account created   13-Dec-2006 09:17:27
    Last logged in01-Nov-2008 13:14:39

    Projects

  • M1 Core
    The M1 Core is a 32-bit RISC CPU compatible with GCC. It is so simple that it can be used for didactical purposes.

  • S1 Core
    The S1 Core is a reduced version of the OpenSPARC T1 released by Sun Microsystems. While the T1 is a complete microprocessor with 8 cores (capable of running up to 32 concurrent threads) and includes a crossbar switch, L2 Caches and several other interfaces, the S1 takes only one 64-bit SPARC v9 core (capable of running up to 4 concurrent threads) and includes a Wishbone Master Interface to connect to the cores available on OpenCores.

    •  
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.