LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Personal page of Thomas Thanner

    Usernamedev-tthanner
    FullnameThomas Thanner
    Emailthomas@t...
    CityAugsburg
    CountryDE
    Account created   20-Jun-2008 07:33:21
    Last logged in05-Jul-2008 13:43:35

    Projects

  • External parallel port to internal wishbone master interface
    This core is intended to be used as an interface between some functionality in an FPGA and an external microcontroller.

    The external microcontroller provides a simple 8bit interface to control some functions within the FPGA. These functions are communicating using a wishbone compatible bus within the FPGA.

    		•
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.