LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Personal page of Ali Mashtizadeh

    Usernamealikat
    FullnameAli Mashtizadeh
    Emailali@a...
    CityEl Cerrito
    StateCA
    CountryUS
    Account created   24-Dec-2001 11:40:06
    Last logged in24-Apr-2002 08:09:16

    Skils
    - CPU Architecture Design - VHDL - Verilog - C/C++ - Java - Assembly

    Projects

  • HyperMTA
    Super multithreaded architecture. VLIW Based core with many threads customizable to perform between 32 and 256 threads(estimated).
  • MicroRISC II
    5 Stage Pipeline RISC Core for embedded control of devices. Optimized for the SpartanII and Virtex line of FPGA's.
  • News

  • HyperMTA Super/High End Computer Processor
  •  
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.