LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Fabrizio Fazzino<fabrizio@f...>
    Date: Mon Jul 7 17:41:38 CEST 2008
    Subject: [oc] Open Source creation of FPGA data files?
    Top
    vkataev@m... wrote:
    >
    > You can synthesize your design without Xilinx software using Synplify or
    > something else, evaluating your design with GHDL, but there is no
    > open-source software for synthesis.

    I would suggest using Icarus Verilog for some steps
    of the synthesis process.

    Fabrizio



    ==========================================
    Fabrizio Fazzino
    fabrizio@f...
    http://www.fazzino.it/

    Simply RISC
    fabrizio.fazzino@s...
    http://www.srisc.com/

    University of Catania
    fabrizio.fazzino@d...
    http://www.diit.unict.it/users/ffazzino/
    ==========================================
    --
    << All other things being equal,
    the simplest solution is the best. >>
    Occam's Razor (XIV century)

    ReferenceAuthor
    [oc] Open Source creation of FPGA data files?Vkataev

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.