LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Richard Herveille<richard@h...>
    Date: Fri Apr 11 09:54:10 CEST 2008
    Subject: [oc] i2c.vhd and dallas statemachine
    Top
    The design was actually implemented in an EPLD.
    With some additional logic to display the temperature on some 7segment
    displays.

    Richard


    -----Original Message-----
    From: cores-bounces@o... [mailto:cores-bounces@o...] On
    Behalf Of dslaman0877@y...
    Sent: 10 April 2008 19:39
    To: cores@o...
    Subject: [oc] i2c.vhd and dallas statemachine

    Out of curiosity, was this thing synthesized on chip and tested, or was
    this just a simulated design to help design the wishbone i2c master core?
    _______________________________________________
    http://www.opencores.org/mailman/listinfo/cores

    ReferenceAuthor
    [oc] i2c.vhd and dallas statemachineDslaman0877
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.